

FINAL PROJECT REPORT

DESIGN AND VERIFICATION OF APB TIMER IP

(Advanced)

Name: Lê Phạm Thái Hoàng

Class: IC34

June 17, 2026

Contents

1	Design Specification	4
1.1	Requirements	4
1.2	Register Map	4
1.3	Register Specification	5
1.4	Block Diagram	8
1.5	IO Port list	9
1.6	Waveforms	10
1.7	Detail logic design	12
2	Verification	24
2.1	Verification Plan	24
2.2	Verification Environment	25
2.3	Testcase Results	29
2.4	Coverage Report	30

List of Figures

1	Block Diagram of the Timer IP	8
2	Write/Read transfer with 1 wait states	10
3	APB Error Response	10
4	Counting mode and timer_en changes from H to L	11
5	Halted mode	11
6	Timer Interrupt	11
7	APB Slave Logic	12
8	Error Response Logic	13
9	TCR Logic	14
10	TDR0/TDR1 Logic	14
11	TCMP0/1 Logic	15
12	TIER/TISR Logic	15
13	THCSR Logic	16
14	Counter Control Logic	20
15	Counter Logic	21
16	Interrupt Logic	23

List of Tables

1	System Register Map	4
2	Timer Control Register (TCR)	5
3	Timer Data Register 0 (TDR0)	6
4	Timer Data Register 1 (TDR1)	6
5	Timer Compare Register 0 (TCMP0)	6
6	Timer Compare Register 1 (TCMP1)	6
7	Timer Interrupt Enable Register (TIER)	7
8	Timer Interrupt Status Register (TISR)	7
9	Timer Halt Control Status Register (THCSR)	8
10	timer_top Input/Output Signals Specification	9

1 Design Specification

1.1 Requirements

- Timer uses active low async reset
- Counter:
 - 64 bit count-up
 - Support default mode and control mode (divided up to 256)
 - Support halted mode:
 - * Counter be stopped when:
 - Input debug_mode is HIGH
 - THCR.halt_req is 1
 - * THCR.halt_ack is 1 after halt request indicates that the request is accept
 - When timer_en changes from H → L, counter clear to initial value (hardware). When time_en is L → H, timer works normally.
- APB Interface:
 - 12-bit address
 - Support wait state (1cycle)
 - Support error response in 3 situations:
 - * Prohibited div_val (> 4'h1000)
 - * Change div_en when timer_en H
 - * Change div_val when timer_en H
 - Support byte access (pstrb)
- Support timer interrupt (enable or disable):
 - tim_int is asserted when interrupt enabled & counter's value = compare value (TDR == TCMP)
 - Once asserted, tim_int unchanged until W1C to TISR.int_st or interrupt is disabled.

1.2 Register Map

Register Name	Address	Description
TCR	0x00	Timer Control Register
TDR0	0x04	Timer Data Register 0 (Low 32-bit)
TDR1	0x08	Timer Data Register 1 (High 32-bit)
TCMP0	0x0C	Timer Compare Register 0
TCMP1	0x10	Timer Compare Register 1
TIER	0x14	Timer Interrupt Enable Register
TISR	0x18	Timer Interrupt Status Register
THCSR	0x1C	Timer Halt Control Status Register
Reserved	Others	

Table 1: System Register Map

1.3 Register Specification

Bit	Name	Type	Default	Description
31:12	Reserved	-	20'h0	Reserved
11:8	div_val	RW	4'b0001	Counter control mode setting: • 4'b0000: Counting speed is not divided • 4'b0001: Counting speed is divided by 2 (default) • 4'b0010: Counting speed is divided by 4 • 4'b0011: Counting speed is divided by 8 • 4'b0100: Counting speed is divided by 16 • 4'b0101: Counting speed is divided by 32 • 4'b0110: Counting speed is divided by 64 • 4'b0111: Counting speed is divided by 128 • 4'b1000: Counting speed is divided by 256 • Others: reserved, (*)prohibit settings. When setting the prohibit value, div_val is not changed. (*): Error response when div_val is prohibited to change when timer_en is H. (*): Error response when setting prohibit value to div_val.
7:2	Reserved	RO	6'b0	Reserved
1	div_en	RW	1'b0	Counter control mode enable. • 0: Disabled. Counter counts with normal speed based on system clock • 1: Enabled. The counting speed of counter is controlled based on div_val Note: user must not change div_en while timer_en is High (*): div_en is prohibited to change when timer_en is H.
0	timer_en	RW	1'b0	Timer enable • 0: Disabled. Counter does not count. • 1: Enabled. Counter starts counting. (*) timer_en changes from H→L will initialize the TDR0/1 to their initial value

Table 2: Timer Control Register (TCR)

Bit	Name	Type	Default value	Description
31:0	TDR0	RW	32'h0000_0000	Lower 32-bit of 64-bit counter. (*): value of this register is cleared to initial value when timer_en changes from H→L.

Table 3: Timer Data Register 0 (TDR0)

Bit	Name	Type	Default value	Description
31:0	TDR1	RW	32'h0000_0000	Upper 32-bit of 64-bit counter. (*): value of this register is cleared to initial value when timer_en changes from H→L.

Table 4: Timer Data Register 1 (TDR1)

Bit	Name	Type	Default value	Description
31:0	TCMP0	RW	32'hFFFF_FFFF	Lower 32-bit of 64-bit compare value. Interrupt pending bit is asserted when counter value is equal to compare value.

Table 5: Timer Compare Register 0 (TCMP0)

Bit	Name	Type	Default value	Description
31:0	TCMP1	RW	32'hFFFF_FFFF	Upper 32-bit of 64-bit compare value. Interrupt pending bit is asserted when counter value is equal to compare value.

Table 6: Timer Compare Register 1 (TCMP1)

Bit	Name	Type	Default value	Description
31:1	Reserved	RO	31'h0	Reserved
0	int_en	R/W	1'b0	Timer interrupt enable 0: Timer interrupt is disabled. 1: Timer interrupt is enabled. When this bit is 0, no timer interrupt is output. When this bit is 1, timer interrupt pending bit can be output (interrupt pending bit is set when counter value is equals to compare value). Clearing this bit to 0 while interrupt is asserting will mask the interrupt to 0 but does not affect the interrupt pending bit (TISR.int_st bit).

Table 7: Timer Interrupt Enable Register (TIER)

Bit	Name	Type	Default value	Description
31:1	Reserved	RO	31'h0	Reserved
0	int_st	RW1C	1'b0	Timer interrupt trigger condition status bit (interrupt pending bit) 0: the interrupt trigger condition does not occur. 1: the interrupt trigger condition occurred. Write 1 when this bit is 1 to clear it to 0. Write 0 when this bit is 1 has no effect Write to this bit when it is 0 has no effect. Note1: When interrupt trigger condition occurred (counter reached compare value), counter continues to count normally. Note2: the clearance condition has highest priority.

Table 8: Timer Interrupt Status Register (TISR)

Bit	Name	Type	Default value	Description
31:2	Reserved	RO	30'h0	Reserved
1	halt_ack	RO	1'b0	[Advanced level] Timer halt acknowledge 0: timer is NOT halted 1: timer is halted Timer accepts the halt request only in debug mode, indicates by debug_mode input signal
0	halt_req	RW	1'b0	[Advanced level] Timer halt request 0: no halt req. 1: timer is requested to halt.

Table 9: Timer Halt Control Status Register (THCSR)

1.4 Block Diagram




Figure 1: Block Diagram of the Timer IP

1.5 IO Port list

Signal	Direction	Bit-width	Description
sys_clk	input	1	System clock (clock of all the system)
sys_rst_n	input	1	Asynchronous Active low reset. Reset all the system when get 0.
tim_psel	input	1	APB select. This equals 1 when CPU select this timer
tim_pwrite	input	1	APB write. 1 (Write mode) and 0 (Read mode)
tim_penable	input	1	APB enable. Assert 1 when in access phase
tim_paddr[11:0]	input	12	APB address.
tim_pwdata[31:0]	input	32	APB write data. Data that is wanted to write to timer
tim_prdata[31:0]	output	32	APB read data. Read data from timer
tim_pstrb[3:0]	input	4	APB write strobes. This is byte access
tim_pready	output	1	APB ready. Inform that is slave ready or not. 0 (wait) and 1 (ready)
tim_pslverr	output	1	APB slave error. Equals 1 if write/read transaction invalid
tim_int	output	1	Timer interrupt.
dbg_mode	input	1	testbench should not change dbg_mode after timer_en is HIGH (during timer operation)

Table 10: timer_top Input/Output Signals Specification

1.6 Waveforms




Figure 2: Write/Read transfer with 1 wait states




Figure 3: APB Error Response




Figure 4: Counting mode and timer_en changes from H to L




Figure 5: Halted mode




Figure 6: Timer Interrupt

1. apb_slave.v



12

2. register.v

a. Error response logic




Figure 8: Error Response Logic

b. Register TCR logic




Figure 9: TCR Logic

c. Register TDR0/1 logic




Figure 10: TDR0/TDR1 Logic

d. Register TCMP0/1 logic




Figure 11: TCMP0/1 Logic

e. Register TIER/TISR logic




Figure 12: TIER/TISR Logic

f. Register THCSR logic




Figure 13: THCSR Logic

```

1 module register(
2     input wire          clk,
3     input wire          rst_n,
4     input wire [11:0]   paddr,
5     input wire [31:0]   pwdata,
6     input wire [3:0]    pstrb,
7     input wire          wr_en,
8     input wire          rd_en,
9     input wire [63:0]   cnt,
10    input wire          int_trigger,
11    input wire          halt_ack,
12
13    output wire          error,
14    output reg           timer_en,
15    output reg           div_en,
16    output reg [3:0]     div_val,
17    output wire [31:0]   wdata,
18    output wire [7:0]    tdr01_byte_sel,
19    output wire [63:0]   cmp_cnt,
20    output reg           int_en,
21    output reg           int_st,
22    output reg           halt_req,
23    output reg [31:0]    prdata
24 );
25
26 wire err_prohibit_value, err_change_div_val, err_change_div_en;
27
28 wire safe;
29 wire timer_en_sel, div_en_sel, div_val_sel;
30 wire timer_en_pre;
31 wire div_en_pre;
32 wire [3:0] div_val_pre;
33 reg [31:0] tcmp0_r, tcmp1_r;
34 wire tcr_w, tdr0_w, tdr1_w, tcmp0_w, tcmp1_w, tier_w, tistr_w,
35     thcsr_w;
36
37 assign tcr_w    = wr_en & (paddr == 12'h00);

```



```

36 assign tdr0_w = wr_en & (paddr == 12'h04);
37 assign tdr1_w = wr_en & (paddr == 12'h08);
38 assign tcmp0_w = wr_en & (paddr == 12'h0C);
39 assign tcmp1_w = wr_en & (paddr == 12'h10);
40 assign tier_w = wr_en & (paddr == 12'h14);
41 assign tistr_w = wr_en & (paddr == 12'h18);
42 assign thcsr_w = wr_en & (paddr == 12'h1C);
43
44 //TCR
45 //=====
46 //Error response
47 assign err_prohibit_value = tcr_w & pstrb[1] & (pdata[11:8] >
48     4'b1000);
49 assign err_change_div_val = tcr_w & timer_en & pstrb[1] & (
50     div_val != pdata[11:8]);
51 assign err_change_div_en = tcr_w & timer_en & pstrb[0] & (
52     div_en != pdata[1]);
53 assign error = err_prohibit_value | err_change_div_val |
54     err_change_div_en;
55 assign safe = tcr_w & ~error;
56
57 //FLIPFLOP
58 assign timer_en_sel = pstrb[0] & safe;
59 assign div_en_sel = pstrb[0] & safe;
60 assign div_val_sel = pstrb[1] & safe;
61
62 assign timer_en_pre = timer_en_sel ? pdata[0] : timer_en;
63 assign div_en_pre = div_en_sel ? pdata[1] : div_en;
64 assign div_val_pre = div_val_sel ? pdata[11:8] : div_val;
65
66 always @(posedge clk or negedge rst_n) begin
67     if (rst_n == 1'b0) begin
68         timer_en <= 0;
69         div_en <= 0;
70         div_val <= 4'b0001;
71     end
72     else begin
73         timer_en <= timer_en_pre;
74         div_en <= div_en_pre;
75         div_val <= div_val_pre;
76     end
77 end
78
79 //TDR0/1
80 //=====
81 assign tdr01_byte_sel[0] = tdr0_w & pstrb[0];
82 assign tdr01_byte_sel[1] = tdr0_w & pstrb[1];
83 assign tdr01_byte_sel[2] = tdr0_w & pstrb[2];
84 assign tdr01_byte_sel[3] = tdr0_w & pstrb[3];
85
86 assign tdr01_byte_sel[4] = tdr1_w & pstrb[0];
87 assign tdr01_byte_sel[5] = tdr1_w & pstrb[1];
88 assign tdr01_byte_sel[6] = tdr1_w & pstrb[2];

```

```

85     assign tdr01_byte_sel[7] = tdr1_w & pstrb[3];
86     assign wdata = pldata;
87
88     //TCMP0/1
89     //=====
90     always@ (posedge clk or negedge rst_n) begin
91         if (rst_n == 1'b0)
92             tcmp0_r <= 32'hFFFF_FFFF;
93         else if (tcmp0_w == 1'b1) begin
94             if (pstrb[0] == 1'b1)
95                 tcmp0_r[7:0] <= pldata[7:0];
96             if (pstrb[1] == 1'b1)
97                 tcmp0_r[15:8] <= pldata[15:8];
98             if (pstrb[2] == 1'b1)
99                 tcmp0_r[23:16] <= pldata[23:16];
100             if (pstrb[3] == 1'b1)
101                 tcmp0_r[31:24] <= pldata[31:24];
102         end
103     end
104
105     always@ (posedge clk or negedge rst_n) begin
106         if (rst_n == 1'b0)
107             tcmp1_r <= 32'hFFFF_FFFF;
108         else if (tcmp1_w == 1'b1) begin
109             if (pstrb[0] == 1'b1)
110                 tcmp1_r[7:0] <= pldata[7:0];
111             if (pstrb[1] == 1'b1)
112                 tcmp1_r[15:8] <= pldata[15:8];
113             if (pstrb[2] == 1'b1)
114                 tcmp1_r[23:16] <= pldata[23:16];
115             if (pstrb[3] == 1'b1)
116                 tcmp1_r[31:24] <= pldata[31:24];
117         end
118     end
119
120     assign cmp_cnt = {tcmp1_r, tcmp0_r};
121
122     //TIER
123     //=====
124     always@ (posedge clk or negedge rst_n) begin
125         if (rst_n == 1'b0)
126             int_en <= 1'b0;
127         else if (tier_w == 1'b1) begin
128             if (pstrb[0] == 1'b1)
129                 int_en <= pldata[0];
130         end
131     end
132
133     //TISR
134     //=====
135     always@ (posedge clk or negedge rst_n) begin
136         if (rst_n == 1'b0)
137             int_st <= 1'b0;

```

```

138         else if (tistr_w && pstrb[0] && pwdata[0])
139             int_st <= 1'b0;
140         else if (int_trigger == 1'b1)
141             int_st <= 1'b1;
142     end
143
144     //THCSR
145     //=====
146     always@ (posedge clk or negedge rst_n) begin
147         if (rst_n == 1'b0)
148             halt_req <= 1'b0;
149         else if (thcsr_w == 1'b1)
150             if (pstrb[0] == 1'b1)
151                 halt_req <= pwdata[0];
152     end
153
154     //READ PATH
155     //=====
156     always@ (*) begin
157         if (rd_en == 1'b1) begin
158             case (paddr)
159                 12'h00: prdata = {20'h0, div_val, 6'b0, div_en,
160                                     timer_en};
161                 12'h04: prdata = {cnt[31:0]};
162                 12'h08: prdata = {cnt[63:32]};
163                 12'h0C: prdata = {tcmp0_r[31:0]};
164                 12'h10: prdata = {tcmp1_r[31:0]};
165                 12'h14: prdata = {31'h0, int_en};
166                 12'h18: prdata = {31'h0, int_st};
167                 12'h1C: prdata = {30'h0, halt_ack, halt_req};
168                 default: prdata = 32'h0;
169             endcase
170         end
171         else
172             prdata = 32'h0;
173     end
endmodule

```

3. counter_control.v




Figure 14: Counter Control Logic

```

1 module counter_control (
2     input wire      clk,
3     input wire      rst_n,
4     input wire      timer_en,
5     input wire      div_en,
6     input wire [3:0] div_val,
7     input wire      halt_req,
8     input wire      dbg_mode,
9
10    output reg       halt_ack,
11    output wire      cnt_en,
12    output wire      cnt_clr
13 );
14
15    wire halt_ack_pre;
16    reg timer_en_d;
17    wire [7:0] threshold;
18    wire prescalar;
19    wire [7:0] data_pre_cnt;
20    reg [7:0] pre_cnt;
21
22    assign halt_ack_pre = dbg_mode & halt_req;
23
24    always @(posedge clk or negedge rst_n) begin
25        if (rst_n == 1'b0)
26            halt_ack <= 1'b0;
27        else
28            halt_ack <= halt_ack_pre;
29    end
30
31    //=====
32    always @(posedge clk or negedge rst_n) begin
33        if (rst_n == 1'b0)
34            timer_en_d <= 0;
35        else
36            timer_en_d <= timer_en;

```

```

37     end
38
39     assign cnt_clr = timer_en_d & (~timer_en);
40
41     //=====
42     assign threshold = (8'h1 << div_val) - 1;
43     assign prescalar = (~halt_ack_pre) & timer_en;
44
45     assign data_pre_cnt = (cnt_clr == 1'b1) ? 8'b0 :
46                           (prescalar == 1'b0) ? pre_cnt :
47                           ((~div_en) | (pre_cnt == threshold)) ?
48                             8'b0 : (pre_cnt + 1);
49
50     always @(posedge clk or negedge rst_n) begin
51         if (rst_n == 1'b0)
52             pre_cnt <= 0;
53         else
54             pre_cnt <= data_pre_cnt;
55     end
56
57     assign cnt_en = prescalar & ((~div_en) | (pre_cnt == threshold
58         ));
59 endmodule

```

4. counter.v




Figure 15: Counter Logic

```

1 module counter (
2     input wire      clk,
3     input wire      rst_n,
4     input wire      cnt_en,
5     input wire      cnt_clr,

```

```

6      input wire [7:0]      tdr01_byte_sel ,
7      input wire [31:0]    wdata ,
8
9      output reg [63:0]    cnt
10 );
11
12      reg [63:0] cnt_pre;
13
14      always @(*) begin
15          cnt_pre = cnt;
16          if (cnt_clr == 1'b1)
17              cnt_pre = 64'h0;
18          else if (tdr01_byte_sel != 8'h0) begin
19              if (tdr01_byte_sel[0] == 1)
20                  cnt_pre[7:0] = wdata[7:0];
21              if (tdr01_byte_sel[1] == 1)
22                  cnt_pre[15:8] = wdata[15:8];
23              if (tdr01_byte_sel[2] == 1)
24                  cnt_pre[23:16] = wdata[23:16];
25              if (tdr01_byte_sel[3] == 1)
26                  cnt_pre[31:24] = wdata[31:24];
27              if (tdr01_byte_sel[4] == 1)
28                  cnt_pre[39:32] = wdata[7:0];
29              if (tdr01_byte_sel[5] == 1)
30                  cnt_pre[47:40] = wdata[15:8];
31              if (tdr01_byte_sel[6] == 1)
32                  cnt_pre[55:48] = wdata[23:16];
33              if (tdr01_byte_sel[7] == 1)
34                  cnt_pre[63:56] = wdata[31:24];
35          end
36          else if (cnt_en == 1'b1)
37              cnt_pre = cnt + 1;
38      end
39
40      always @(posedge clk or negedge rst_n) begin
41          if (rst_n == 1'b0)
42              cnt <= 64'h0;
43          else
44              cnt <= cnt_pre;
45      end
46
47      endmodule

```

5. interrupt.v




Figure 16: Interrupt Logic

```
1 module interrupt (
2     input wire [63:0] cnt,
3     input wire [63:0] cmp_cnt,
4     input wire      int_en,
5     input wire      int_st,
6
7     output wire int_trigger,
8     output wire tim_int
9 );
10
11 assign int_trigger = (cnt == cmp_cnt);
12 assign tim_int     = int_en & int_st;
13
14 endmodule
```

2 Verification

2.1 Verification Plan

ID	Item	Sub item 1	Sub item 2	Sequence	Pass condition	Start date	End date	Status
1	Register	All register	Check initial value	After reset is released, perform read registers TCR, TDR0/1, TCMP0/1, TIER, TISR, THCSR	0x0: prdata = 32'h0000_0010 0x4: prdata = 32'h0 0x8: prdata = 32'h0 0xC: prdata = 32'hFFFF_FFFF 0x10: prdata = 32'hFFFF_FFFF 0x14: prdata = 32'h0 0x18: prdata = 32'h0 0x1C: prdata = 32'h0			PASSED
2			R/W check	1. Write 32'h0 & read back and compare. 2. Write 32'hFFFF_FFFF & read back and compare. 3. Write 32'h5555_5555 & read back and compare. 4. Write 32'hAAAA_AAAA & read back and compare. 5. Write 32'h5AA5_A55A & read back and compare.	prdata match expected value			PASSED
3			check reserved address	1. Write 0xFFFF_FFFF to random register and read back 2. Write 0xFFFF_FFFF to begin of reserved reg and read back. Increase the address to check further more	prdata is always 0			PASSED
4			check 1 hot	1. Write 0x1111_1111 to TISR and read back 2. Write 0x2222_2222 to TCR and read back 3. Write 0x3333_3333 to TDR0 and read back 4. Write 0x4444_4444 to TDR1 and read back 5. Write 0x5555_5555 to TCMP0 and read back 6. Write 0x6666_6666 to TCMP1 and read back 7. Write 0x7777_7777 to TIER and read back 8. Write 0x8888_8888 to THCSR and read back	0x0: prdata = 32'h0000_0202 0x4: prdata = 32'h3333_3333 0x8: prdata = 32'h4444_4444 0xC: prdata = 32'h5555_5555 0x10: prdata = 32'h6666_6666 0x14: prdata = 32'h1 0x18: prdata = 32'h0 0x1C: prdata = 32'h0			PASSED
6				1. check boundary TDR0. write TDR0 with 32'hffff_ff00 write TDR1 with 32'h0 write for timer_en = 1 repeat 256 times, read is it cnt[63:32] = 1, [31:0] is < 5	prdata[TDR1] = 1 prdata[TDR0] < 5			PASSED
7				2. check boundary TDR0. write TDR0 with 32'hffff_ff00 write TDR1 with 32'hffff_ffff write for timer_en = 1 repeat 256 times, read is it cnt[63:32] = 0, [31:0] is < 5	prdata[TDR1] = 0 prdata[TDR0] < 5			PASSED

8	Counter	Default mode	Check counter default mode	3A. check writing to counter when counting. write TDR0 with 32'h0 write TDR1 with 32'h0 write for timer_en = 1 repeat 256 times, read is it 255 < cnt[63:0] < 260 write TDR0 with 32'hffff_ff00 repeat 256 times, read is it cnt[63:32] = 1, [31:0] is < 5	prdata match expected value			PASSED
				3B. check writing to counter when counting. write TDR0 with 32'h0 write TDR1 with 32'h0 write for timer_en = 1 repeat 256 times, read is it 255 < cnt[63:0] < 260 write TDR0 with 32'hffff_ff00 write TDR1 with 32'hffff_ffff repeat 253 times, read is it cnt[63:32] = 0, [31:0] is < 5	prdata match expected value			PASSED
9				4. check counter does not count when timer_en = 0 write TDR0 with 32'h0 write TDR1 with 32'h0 repeat 256 times, read is it cnt[63:0] = 0	prdata[TDR1/0] = 64'h0			PASSED
10				5. check counter clear when timer_en H -> L write TDR0 with 32'h0 write TDR1 with 32'h0 write for timer_en = 1 repeat 256 times, read is it 255 < cnt[63:0] < 260 write for timer_en = 0 repeat 5 times, read is it cnt = 0	prdata[TDR1/0] = 64'h0			PASSED
11				1. check init div_val. write TDR0 with 32'h0 write TDR1 with 32'h0 write for timer_en = 1, div_en = 1 repeat 100 times, read back and check data, div_val = 1 (div by 2)	45 < prdata < 60			PASSED
11				2. check div_en = 0. write TDR0 with 32'h0 write TDR1 with 32'h0 write for timer_en = 1, div_en = 0, and set div_val = 0101 Repeat 120 times, then read back and check data	120 < prdata < 130			PASSED

12		Control mode	Check counter control mode	3. check all different div_val. write TDR0 with 32'h0 write TDR1 with 32'h0 write for timer_en = 1, div_en = 1, and set div_val Wait some clk, read back and check data (Increase more clk wait when increase div_val)	prdata match expected value		PASSED	▼
13				4. check prescaler reset. write TDR0 with 32'h2309_2005 write TDR1 with 32'h0 write for timer_en = 1, div_en = 1, and set div_val = 1000 repeat 100 clk, timer_en = 0 then timer_en = 1, repeat 256 clk, check cnt (exact)	prdata = 1		PASSED	▼
14	Interrupt	check Interrupt	Basic trigger (check all 64 bit)	write TCMP0 with 32'hff write TCMP1 with 32'h0 write TIER with 32'h1 write for timer_en = 1 repeat 256 times, read and check data reset then test TCMP1 write TDR0 = 32'hffff_ffff write TDR1 = 32'h0 write TCMP0 with 32'h0 write TCMP1 with 32'h1 write TIER with 32'h1 write for timer_en = 1	tim_int = 1		PASSED	▼
15			manual condition when setting TDR0/1	write TCR = 0 write TDR0/1 = 0 write TIER = 0 write TCMP0 = 5 wait 5 times, check tim_int	tim_int = 0		PASSED	▼
16			test w1c	make TISR = 1 write 0 and check write 1 and check	write 0 still 1 write 1 clear		PASSED	▼
17			test masking & unmasking	tim_int = 1, int_st = 1 write 32'h0 to TIER check tim_int	TIER = 0: tim_int = 0, tim_st = 1 TIER = 1: tim_int = 1		PASSED	▼

18			counter check when int	tim_int = 1, int_st = 1 wait 256 timer_en = 0 check rdata TDR	prdata = 511		PASSED	▼
19			change TCMP when counting	write TCMP = 500 write timer_en = 1 wait 100 cycles, write TCMP = 25 check tim_int	tim_int = 0		PASSED	▼
20	APB protocol	Multiple access	Check write continuous	1. Does not let psel deassert to 0 Write 32'h1111_1111 to TDR0, next clk deassert penable Write 32'h2222_2222 to TDR1, next clk to IDLE	prdata TDR0 = 1111_1111 prdata TDR1 = 2222_2222		PASSED	▼
21			Check read continuous	2. Does not let psel deassert to 0 Read from TDR0, next clk deassert penable Read from TDR1, next clk to IDLE	Read data correct from TDR0, TDR1		PASSED	▼
22			Check rw TDR0/1	3. Without IDLE stage Write TDR0 and read immediately from it Write TDR1 and read immediately from it	Can write to TDR0 and read data from it correctly Can write to TDR1 and read data from it correctly		PASSED	▼
23		Protocol check	Check penable not assert	Deassert penable and check rw	Cannot write data, read data. Data still hold the same as before		PASSED	▼
24			Check psel not assert	Deassert psel and check rw	Cannot write data, read data. Data still hold the same as before		PASSED	▼
25			Check tim_pslverr	Check all case error reponse of the design: + Prohibit div_val + Change div_en, div_val when timer_en H	tim_pslverr = 1		PASSED	▼
26			Check pstrb	Check pstrb from 4'b0000 to 4'b1111 and compare the data	Only write to byte that pstrb of that byte assert		PASSED	▼
27		Unaligned check	Check offset address	Check address offset + 1, +2, +3	prdata = 0		PASSED	▼

28	Halt mode	Halted check	Check stop and resume halted mode	Write timer_en = 1 wait 100 cycle, check is counter counting Assert dbg_mode and write 32'h1 to THCSR Check THCSR.halt_ack, and check counter Deassert THCSR.halt_req, resume counting Wait 50 cycles, check counter			PASSED	▼
29			Check TDR0/1 access when halted	Turn on halted Write TDR0 with dataA Write TDR1 with dataB Wait 50 cycles, check data must be the same of write			PASSED	▼

2.2 Verification Environment

Listing 1: Test Bench (test_bench.v)

```

1 module test_bench;
2     reg clk, rst_n;
3     reg psel, penable, pwrite;
4     reg [31:0] paddr;
5     reg [31:0] pwdata;

```

```

6      reg [3:0]    pstrb;
7      reg          dbg_mode;
8      wire         pready;
9      wire         pslverr;
10     wire [31:0]  prdata;
11     wire         tim_int;
12
13     parameter ADDR_TCR    = 12'h0;
14     parameter ADDR_TDRO   = 12'h4;
15     parameter ADDR_TDR1   = 12'h8;
16     parameter ADDR_TCMPO  = 12'hC;
17     parameter ADDR_TCMP1  = 12'h10;
18     parameter ADDR_TIER   = 12'h14;
19     parameter ADDR_TISR   = 12'h18;
20     parameter ADDR_THCSR  = 12'h1C;
21
22     timer_top dut
23     (
24         .sys_clk      ( clk      ),
25         .sys_rst_n    ( rst_n    ),
26         .tim_psel     ( psel     ),
27         .tim_pwrite   ( pwrite   ),
28         .tim_penable  ( penable  ),
29         .tim_paddr    ( paddr    ),
30         .tim_pwdata   ( pwdata   ),
31         .tim_pstrb    ( pstrb    ),
32         .dbg_mode     ( dbg_mode ),
33         .tim_prdata   ( prdata   ),
34         .tim_pready   ( pready   ),
35         .tim_pslverr  ( pslverr  ),
36         .tim_int      ( tim_int  )
37     );
38
39     reg apb_err_psel, apb_err_penable;
40     integer err;
41
42     initial begin
43         clk = 0;
44         forever #10 clk = ~clk;
45     end
46
47     initial begin
48         dbg_mode = 0;
49         psel = 0;
50         penable = 0;
51         pwrite = 0;
52         paddr = 0;
53         pwdata = 0;
54         pstrb = 0;
55         dbg_mode = 0;
56         apb_err_psel = 0;
57         apb_err_penable = 0;
58         err = 0;

```

```

59         rst_n = 1'b0;
60         #25 rst_n = 1'b1;
61     end
62
63     'include "run_test.v"
64     initial begin
65         #100;
66         run_test();
67         #100;
68         check_pass_fail();
69         #100;
70         $finish;
71     end
72
73
74     task check_pass_fail();
75     begin
76         if (err != 0) begin
77             $display("TEST STATUS: FAIL");
78         end
79         else begin
80             $display("TEST STATUS: PASS");
81         end
82     end
83 endtask
84
85 task apb_write;
86     input [31:0] t_addr;
87     input [31:0] t_wdata;
88     input [3:0] t_pstrb;
89     output      t_pslverr;
90
91     begin
92         $display("t=%10d [TB_WRITE]: paddr = %x | pldata = %x
93             | pstrb = %x", $time, t_addr, t_wdata, t_pstrb);
94         @(posedge clk);
95         #1;
96         paddr = t_addr;
97         pldata = t_wdata;
98         pstrb = t_pstrb;
99         psel = 1 & !apb_err_psel;
100        pwrite = 1;
101
102        @(posedge clk);
103        #1;
104        penable = 1 & !apb_err_penable;
105        #1;
106        if (!apb_err_psel && !apb_err_penable) begin
107            wait (pready == 1'b1);
108        end
109        else begin
110            @(posedge clk);
111        end

```

```

111
112         #1;
113         t_pslverr = pslverr;
114         if (t_pslverr == 1'b1) begin
115             $display("t=%10d tim_pslverr is asserted. The data
116                 is violated", $time);
117         end
118         else begin
119             $display("tim_pslverr is not asserted.");
120         end
121
122         @(posedge clk);
123         #1;
124         pwrite = 0;
125         psel = 0;
126         penable = 0;
127         paddr = 0;
128         pwdata = 0;
129         pstrb = 0;
130     end
131 endtask
132
133 task apb_read;
134     input  [31:0] t_addr;
135     output [31:0] t_rdata;
136     begin
137         @(posedge clk);
138         #1;
139         paddr = t_addr;
140         psel = 1 & !apb_err_psel;
141         pwrite = 0;
142
143         @(posedge clk);
144         #1;
145         penable = 1 & !apb_err_penable;
146         #1;
147         if (!apb_err_psel && !apb_err_penable) begin
148             wait (pready == 1'b1);
149         end
150         else begin
151             @(posedge clk);
152             end
153             #1;
154             t_rdata = prdata;
155
156             @(posedge clk);
157             #1;
158             psel = 0;
159             penable = 0;
160             pwrite = 0;
161             paddr = 0;
162             pwdata = 0;

```

```

163         $display("t=%10d [TB_READ]: paddr = %x prdata = %x",
164                 $time, t_addr, t_rdata);
165     end
166 endtask
167
168 task cmp_data;
169     input [31:0] in_addr;
170     input [31:0] in_data;
171     input [31:0] exp_data;
172     input [31:0] mask;
173
174     if ((in_data & mask) != (exp_data & mask)) begin
175         $display ("-----");
176         $display ("t = %10d [\033[0;31m FAIL: prdata is not
177                 correct \033[0m]", $time);
178         $display ("At Address: %x Exp: %x Actual: %x", in_addr
179                 , exp_data, in_data);
180         $display ("-----");
181         err = err+1;
182     end else begin
183         $display ("-----");
184         $display ("t = %10d [\033[0;32m PASS: prdata 32'%x at
185                 addr %x is correct \033[0m]", $time, in_data,
186                 in_addr);
187         $display ("-----");
188     end
189 end
190 endtask
191
192 endmodule

```

2.3 Testcase Results

This is the test status of all the testcases self-built. All the testcases are passed successfully. So then I continue to run my RTL design with the provided GOLDEN MODEL.

```

# TEST STATUS: PASS
# ** Note: $finish : ../tb/test_bench.v(71)
# Time: 8031 ns Iteration: 0 Instance: /test_bench
# Saving coverage database on exit...
# End time: 01:05:03 on Jun 15,2026, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1

```

This is the results when I run my RTL design with the provided GOLDEN MODEL. The Golden Model verifies that the design functionality is correct, fit the reference model.

PAT_NAME	RUN_DATE	RESULT
reg_init_chk	21:26:24 Jun 13 2026	PASSED
reg_rw_chk	21:26:27 Jun 13 2026	PASSED
reg_reserved_chk	21:26:25 Jun 13 2026	PASSED
reg_lhot_chk	21:26:20 Jun 13 2026	PASSED
reg_byte_access	21:26:22 Jun 13 2026	PASSED
cnt_ctrl_chk	21:26:03 Jun 13 2026	PASSED
apb_protocol_chk	21:25:41 Jun 13 2026	PASSED
apb_multiple_access	21:25:40 Jun 13 2026	PASSED
apb_unaligned_chk	21:25:45 Jun 13 2026	PASSED
cnt_counting_chk	21:25:47 Jun 13 2026	PASSED
interrupt_chk	21:26:18 Jun 13 2026	PASSED
cnt_halt_chk	21:26:17 Jun 13 2026	PASSED
apb_pslverr_chk	21:25:43 Jun 13 2026	PASSED
TOTAL/PASSED/REMAIN:13/13/0		

2.4 Coverage Report

I need to obtain 100% coverage of the design (not the test_bench) to complete the verification. When I run the coverage generated by tool, the first result I get is not 100% coverage. I need to analyze the uncovered part to know the real reason. First, the apb_slave hits 92.31%.

apb apb_slave Module DU Instance +acc=<none> +cover=bcefst 92.31%

```


X_E 26 assign wr_en = psel & penable & pwrite & pready;
X_E 27 assign rd_en = psel & penable & ~pwrite & pready;

```

The reason comes from these 2 statements. This because due to APB protocol, penable only 1 when in ACCESS phase. It cannot happen if psel = 0, penable = 1 (APB violation), the test cannot cover the statement fully, so I can exclude this.

Second, the counter_control hits 99.75%.

u co... counter con... Module DU Instance +acc=<none> +cover=bcefst 99.75%



This happens at the toggle coverage, when the test turns it only to 1 but never turns off to 0. When excluding these 2 statements, the coverage of this IP is 100%.

Module	DU Instance	+acc=<none>	+cover=bcefst	100.00%
u_timer	timer_top			